Skip to content

Verilog support #38

@sleepywill

Description

@sleepywill

It would be great to support Verilog. Comments should be the same as C or C++ so like so:/** */.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions