Extract bus interfaces from Verilog source files, including AXI Full/Lite/Stream, I2C, Clocks, Reset and more.
Read the documentation.
accl-kaust/interfacer
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Extract bus interfaces from Verilog source files, including AXI Full/Lite/Stream, I2C, Clocks, Reset and more.
Read the documentation.