Skip to content
View adrianeme134-cmd's full-sized avatar

Block or report adrianeme134-cmd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 8bit_CPU 8bit_CPU Public

    A modular 8-bit CPU designed in Verilog for the BASYS3 FPGA. Features a 16-bit instruction format, 8-bit data path, and components including an ALU, FSM, Decoder, Register File, and Data Memory. Bu…

    Verilog 3

  2. Unsigned-8x8_Wallace_Tree Unsigned-8x8_Wallace_Tree Public

    Structural 8-bit Wallace Tree multiplier written in Verilog and tested on Vivado for Zynq-7000. Features full partial-product generation, multi-level compressor tree, final addition stage, and a ti…

    Verilog