Skip to content

alissonjsb4/alissonjsb4

Folders and files

NameName
Last commit message
Last commit date

Latest commit

ย 

History

11 Commits
ย 
ย 

Repository files navigation

Hi, I'm Alisson Jaime ๐Ÿ‘‹

Computer Engineering Student passionate about the intersection of hardware and software.

๐Ÿ‘จโ€๐Ÿ’ป About Me

I'm a Computer Engineering student at the Federal University of Cearรก (UFC) with a deep interest in building robust and efficient systems from the ground up. My passion lies in understanding the full stack, from designing digital logic in Verilog to writing low-level operating system code in Assembly. I am driven by the challenge of creating technology that is both powerful and reliable.

๐Ÿš€ My Pinned Projects

Here are a few projects that showcase my skills in digital design, embedded systems, and low-level software development.

A complete computer system ecosystem designed from scratch, featuring a custom 8-bit CPU in Verilog and a dedicated C++ assembler. This project demonstrates my understanding of computer architecture, RTL design, and hardware/software co-design.

Technologies: Verilog, C++, Assembly, Computer Architecture, RTL Design

A dual-node firmware project for STM32 boards that creates a long-range telemetry link using LoRa. It showcases my skills in embedded C, DMA, UART, state machines, and building event-driven, low-power systems.

Technologies: C, STM32, LoRa, Embedded Systems, DMA, UART

A 16-bit operating system for the x86 architecture, featuring a bootloader, kernel, and text editor. This project highlights my ability to work at the lowest software level, interacting directly with hardware via BIOS interrupts.

Technologies: x86 Assembly, OS Development, Bootloader, Kernel

๐Ÿ† Academic Research & Contributions

In addition to my project work, I have also contributed to academic research in the field of digital circuit reliability.

๐Ÿ“„ Co-Author of a research paper accepted at SBCCI 2025

Title: โ€œAuto-Tuning Aging Sensor Validated Under Burn-In, Temperature, and Voltage Variationsโ€

I contributed to the development and experimental validation of an on-chip, self-tuning aging sensor designed for long-term circuit reliability. My work involved implementing Verilog modules and Python automation scripts for the validation on an Artix-7 FPGA, advancing concepts in Silicon Lifecycle Management (SLM).

๐Ÿ’ก Core Competencies

Hardware & RTL Design: Verilog, VHDL, Digital Logic, Computer Architecture, FPGA (Xilinx Vivado)

Embedded Systems & Firmware: C, STM32 (HAL), LoRa, DMA, UART, State Machines

Low-Level Software & Tools: x86 Assembly, C++, Git, Linux Environment, Makefiles

Key Concepts: HW/SW Co-design, Digital Verification, Circuit Reliability, On-Chip Sensors

๐Ÿ“ซ Let's Connect!

LinkedIn

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published