adder sequence updated to go through all possible states#1

lazbaphilipp wants to merge 1 commit intochipdesignschool:mainchipdesignschool/systemverilog-homework:mainfrom

lazbaphilipp:upd_hw_2_3lazbaphilipp/systemverilog-homework:upd_hw_2_3Copy head branch name to clipboard