Implementation of digital constant fraction discriminator on FPGA.
NOTE: this project is still in development and a lot can change!
Module calculates the zero-crossing time of the signal based on two consecutive signal samples
-
Notifications
You must be signed in to change notification settings - Fork 0
maj77/DCFD
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Implementation of digital constant fraction discriminator on FPGA
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published