- π« studied Computer Science at NCCU (AI subgroup)
- π« an Electrical Engineering graduate at NSYSU (SoC subgroup)
- π§ͺ lab: System Co-Design Lab
- research focus: combine system design, FPGA acceleration, digital IC design with biomedical applications
- keywords: DSA, ESL, computer architecture, digital IC design, VLSI, FPGA prototyping, system design, hardware acceleration, HBM
- π§ reach out to me: email
- π―2026 goal: familiarizing myself with the ESL methodology and entire VSLI design flow
- Kaohsiung, Taiwan
-
14:38
(UTC +08:00) - in/hung-yu-hsu-a8a9b6361
Highlights
- Pro
Pinned Loading
-
STN-Network
STN-Network PublicForked from hankshyu/STN-Network
Code to my ISASD, 2024 paper "An Improved Spatial Transformer Network based on Lightweight Localization Net (L-STN)"
Jupyter Notebook 1
-
Back-Angle-Measurement-Using-YOLOv8
Back-Angle-Measurement-Using-YOLOv8 PublicCode to my IJETI, 2026 paper "Real-Time Video-Based Measurement of Back Angles Using YOLOv8 and Edge Detection for Strength Training"
Python
-
-
Digital-Systems-Design
Digital-Systems-Design PublicAn advanced NYCU course on digital design on FPGAs
Verilog
-
NCCU-NSYSU-Courses
NCCU-NSYSU-Courses PublicForked from hankshyu/NYCU-NTU-Course-Archive
Course info and slides for my courses in NCCU and NSYSU, Taiwan.
HTML 1
If the problem persists, check the GitHub status page or contact support.


