Skip to content
View naqashnvd's full-sized avatar
😀
😀

Block or report naqashnvd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. NaqashNaveed_CV NaqashNaveed_CV Public

    CV

    TeX

  2. RISC-V RISC-V Public

    Implementation of RV32IF using verilog HDL and tested on Altera DE1 board

    VHDL 3

  3. Booth_Algorithm_vhdl Booth_Algorithm_vhdl Public

    Implementation of Booth Algorithm in VHDL.

    VHDL 2

  4. Spi_slave_vhdl Spi_slave_vhdl Public

    Compilation of VHDL codes.

    VHDL 1

  5. Verilog Verilog Public

    Verilog HDL labs implemented on Altera DE1 board

    Verilog 2

  6. Matric_Multiplication_Cuda Matric_Multiplication_Cuda Public

    Cuda 2